A fast-locking fractional-N frequency synthesizer with a fourth-order PLL is presented for a receiver of multiple positioning systems. In order to reduce the locking time a new method of only performing LPF structure transformation is proposed, which exploits the large bandwidth without changing the charge-pump current during the transient state. The bandwidth of the third-order PLL with the second-order LPF during transient state is 10 times larger than that of the fourth-order PLL in the phase-locked state. Furthermore, a pre-charging circuit and the unchanged charge-pump current can significantly accelerate the phase locking. Simulation results show that the longest locking time is less than 10 μs in seven modes of three positioning systems (GPS, Galileo and Beidou). For each mode, the inband and out-of-band phase noises are no larger than −93 dBc/Hz and −118.5 dBc/Hz, respectively, and the spurs are less than −56.4 dBc at 8.043 MHz offset frequency. Total power consumption is 15.21 mW under 1.8 V supply.
Introduction
In recent years, researches have indicated that integrating multiple positioning systems in a single chip has become a new trend. In order to precisely receive satellite signals of these systems in one receiver, a multi-mode fractional-N frequency synthesizer must be adopted.
The locking time of the multi-mode fractional-N frequency synthesizer is crucial because it determines the acquisition speed for satellite signals in the receiver. Consequently, the locking time must be minimized, and hence the loop bandwidth must be maximized. On the other hand, the bandwidth is limited by the requirements of the spur and phase noise performances because of the fact that the wider bandwidth leads to less quantization noise suppression for a SDM (ΣΔ modulator). Therefore, the variable bandwidth scheme should be employed. In this scheme, the phase locking includes the transient state and the phase-locked state, and the wider bandwidth is used during transient state to accelerate the loop locking. Once the feedback frequency of the PLL is close to the reference frequency, the PLL enters the phase-locked state in which the normal bandwidth is used to satisfy the requirements of the spectrum. The bandwidth switching principle is to keep the same phase margin in the two states, so as to preserve the same level of stability [1].
In the transient state of the phase locking, many methods have been reported to increase the bandwidth. In [2, 3] , the bandwidth is increased by k times by means of replacing the I CP (charge-pump current) with k 2 I CP and replacing the zero-controlling resistor R z with R z /k. In [4] , besides the above bandwidth switching the frequency division ratio is also altered so as to lessen the burden of the large change in I CP . The disadvantage of these methods is that the loop settles slowly in the phase-locked state because of the phase disturbance caused by the large change of both I CP value and the LPF (low pass filter) structure. In addition, these methods are only applicable to the bandwidth switching in the third-order PLL. For the fourth-order PLL, it is difficult to keep the same phase margin before and after the bandwidth switching because there is no closed form solution for the component values.
For the fourth-order PLL having the better phase noise performance, a method of the only LPF structure switching is proposed in this paper, in which the I CP is unchanged. In this method, a second-order LPF is adopted during the transient state, and a third-order LPF is used during the phaselocked state. In our design, the bandwidth during transient state is increased by 10 times than that during phase-locked state, and this LPF is called the accelerating second-order LPF. During the structure switching, a precharging circuit and the unchanged I CP can further accelerate the phase locking, because the variation of V ctrl is very small in the phase-locked state. Therefore, this method can benefit from two aspects: the transient and the phase-locked state, and hence the locking time is significantly reduced. This synthesizer comprises seven modes in zero-IF receivers accommodating three different positioning systems. These modes include GPS L1/L2/L5, Galileo E5/E6/E1 and Beidou B1/B2/B3.
Architecture of proposed fractional-N synthesizer
The architecture of the proposed multi-mode frequency synthesizer and a switchable LPF are shown in Fig. 1 . The synthesizer comprises the following building blocks: the LPF which can be switched between the secondorder and third-order by the controlling signal φ; a LD (lock detector) [5] that generates the signal φ='0' when two input frequencies of the PLL are close enough; a PFD (phase frequency detector); a CP (charge pump); a VCO (voltage-controlled oscillator); a MMD (multi-modulus divider); the SDM. At the beginning of each mode, the integer word 1 of the VCO, the integer word 2 of the MMD, the integer word 3 of the CP bias circuit, and the fractional word of the SDM are set by the control signal from the baseband according to the corresponding mode.
3 Design of key circuits
Switchable structure of LPF
A switchable structure of the LPF is shown in Fig. 1 . It comprises a LPF and a buffer. The LPF has two types of structures based on the switch states.
The rail-to-rail buffer [6] is used for pre-charging the rest capacitors outside the second-order LPF, i.e., C 1a , C 2a , and C 3 , so as to avoid the large glitches in V ctrl (control voltage of the VCO) while the second-order LPF shifts to the third-order LPF. This buffer consists of two complementary class AB differential pairs. It combines low static power consumption and high drive capability, and is suitable for capacitive load. The state switching diagram and Bode plots of the open loop transfer function are sketched in Fig. 2 . In the beginning, the output of the LD is φ='1', and the switchable LPF is in the second-order structure. When the signal φ is changed to '0', the LPF is switched to third-order structure. The second-order LPF is comprised of C 1 , C 2 and R 2 + R 2a (see Fig. 1 ). When φ='0', the third-order LPF is used and the PLL enters the phase-locked state. This third-order LPF consists of C 1 + C 1a , C 2 + C 2a , C 3 , R 2 and R 3 . For convenience, the notations C 1b , C 2b and R 2b are introduced as follows: For our fractional-N synthesizer, the third-order LPF has been employed because of the third-order SDM, and the bandwidth of the fourth-order PLL is designed to be 200 kHz so as to meet the requirements of the phase noises and spurs. In this paper, the goal is to restructure the existing third-order LPF and implement a second-order LPF. The specific process is as follows, R 3 is shorted and C 3 is removed. In addition, the C 1b and C 2b are split into two parts and R 2a is added in R 2 , because, in the second-order LPF, the capacitors have smaller values and the resistor has larger value for the larger bandwidth (it will be explained latter). The key is to design and determine the value of every component (C 1 , C 2 and R 2b ) in the second-order LPF, so that the bandwidth is increased by k times under the premise of keeping the same phase margin.
The second-order LPF has least complexity and allows us to explicitly solve for the component values in closed form. The transfer function of this LPF and the open loop transfer function of the corresponding third-order PLL are expressed as
(1)
, N is the integer part of the frequency division ratio, and K VCO is the gain of the VCO. The G(s) has a zero and three poles: the zero lies at ω z = −1/τ ; two poles lie at the origin ( ω p1 = ω p2 = 0); the third pole is at ω p3 = −1/(R 2b C eq ). Note that the bandwidth ω c in this paper refers to the crossover frequency (unit-gain bandwidth) of the open loop transfer function. According to the | G(s) |= 1 and | ω z | | ω c | | ω p3 |, ω c,3rd in the third-order PLL can be expressed as
where b = C 2 /C 1 . In our design, because N and K VCO are the same in two states of the loop locking, ω c,3rd is designed to be 10 times as large as ω c,4th , i.e., ω c,3rd = 10×(2π ×2×10 5 )rad/s. The middle part of Eq. (3) indicates the stronger dependence of ω c,3rd on R 2b than on C 2 . Therefore R 2b has larger value for larger ω c,3rd . The maximum phase margins of the third-order PLL are [7] P M max,3rd = tan −1 (
In the condition that the maximum phase margin is achieved, ω c,3rd,MPM is [7] ω c,3rd,MPM
In Eqs. (3) and (5), we force ω c,3rd,MPM to be ω c,3rd , and get
In the well designed fourth-order PLL, PM=50 • , and K VCO , I CP and ω c,4th have been determined. These values are unchanged in the design of the third-order PLL. The design procedure is as follows: 1) Find b from Eq. (4) under the PM=50 • ; 2) Set ω c,3rd = 10·ω c,4th , and find τ from Eq. (5); 3) Find C 2 from Eq. (6) according to N , and hence R 2b and C 1 are obtained from τ and b, respectively. In our synthesizer, the range of N is from 67 to 90, and I CP is changed with the changing of N . In our design, b =6.57, and hence the damping factor ζ is determined, i.e., ζ = 0.5 4 C 2 /C eq = 0.5 4 √ b + 1 [7] . The designed values of components in the switchable LPF are shown in Table. I.
Simulation results and discussion
The proposed synthesizer is designed in a 0.18 μm RF CMOS process. Fig. 3(a) demonstrates the V ctrl of the VCO versus the time in GPS L1 mode under two different conditions: without and with the accelerating secondorder LPF. The locking times are about 24 μs and 10 μs, respectively, which shows a 58.3% decrease. Obviously, the simple switchable LPF has played an important role. Fig. 3(a) shows that the time during transient is about 8 μs, and the time during phase-locked state is only 2 μs. The results indicate that not only the large dynamic bandwidth but also the pre-charging circuit and the unchanged I CP can significantly accelerate the phase locking. Simulation results show that the longest locking time is less than 10 μs in all the seven modes. The transient behavior in mode shifts from GPS L1 to GPS L5 (the maximum and minimum frequencies) is shown in Fig. 3(b) , the locking time is 9 μs in the mode of GPS L5.
The performances of the synthesizer are only determined by the phasedlocking state. The phase noise of each module circuit is simulated in Cadence spectre RF. Total phase noise of this synthesizer is obtained by the transfer functions of the modules in MATLAB. The simulated results show that the in-band phase noise is less than −93 dBc/Hz and the out-of-band phase noises are no larger than −118.5 dBc/Hz@1 MHz in all the seven modes, and it is shown in Fig. 4 . The spur levels are less than −56.4 dBc@8.043 MHz offset.
Conclusion
Through only performing the LPF structure transformation, the proposed method can effectively reduce the locking time of the variable bandwidth synthesizer. In this method, the large bandwidth during the transient state as well as the unchanged charge-pump current and the pre-charging method cooperatively and significantly accelerate the phase locking. Simulation results show that the locking time with the accelerating second-order LPF is less than 10 μs in all the modes. The new variable bandwidth method in this paper can also be used in other fourth-order or higher order fractional-N frequency synthesizers for the fast-locking.
